### Simulink®

### Modeling Guidelines for Code Generation

# MATLAB&SIMULINK®



R2017b

#### How to Contact MathWorks



The MathWorks, Inc. 3 Apple Hill Drive Natick, MA 01760-2098

#### Modeling Guidelines for Code Generation

© COPYRIGHT 2010–2017 by The MathWorks, Inc.

The software described in this document is furnished under a license agreement. The software may be used or copied only under the terms of the license agreement. No part of this manual may be photocopied or reproduced in any form without prior written consent from The MathWorks, Inc.

FEDERAL ACQUISITION: This provision applies to all acquisitions of the Program and Documentation by, for, or through the federal government of the United States. By accepting delivery of the Program or Documentation, the government hereby agrees that this software or documentation qualifies as commercial computer software or commercial computer software documentation as such terms are used or defined in FAR 12.212, DFARS Part 227.72, and DFARS 252.227.7014. Accordingly, the terms and conditions of this Agreement and only those rights specified in this Agreement, shall pertain to and govern the use, modification, reproduction, release, performance, display, and disclosure of the Program and Documentation by the federal government (or other entity acquiring for or through the federal government) and shall supersede any conflicting contractual terms or conditions. If this License fails to meet the government's needs or is inconsistent in any respect with federal procurement law, the government agrees to return the Program and Documentation, unused, to The MathWorks, Inc.

#### Trademarks

MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See www.mathworks.com/trademarks for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.

#### Patents

MathWorks products are protected by one or more U.S. patents. Please see www.mathworks.com/patents for more information.



#### **Revision History**

September 2010	Online only
April 2011	Online only
September 2011	Online only
March 2012	Online only
September 2012	Online only
March 2013	Online only
September 2013	Online only
March 2014	Online only
October 2014	Online only
March 2015	Online only
September 2015	Online only
March 2016	Online only
September 2016	Online only
March 2017	Online only
September 2017	Online only

New for Version 1.0 (Release 2010b) Revised for Version 1.1 (Release 2011a) Revised for Version 1.2 (Release 2011b) Revised for Version 1.3 (Release 2012a) Revised for Version 1.4 (Release 2012b) Revised for Version 1.5 (Release 2013a) Revised for Version 1.6 (Release 2013b) Revised for Version 1.7 (Release 2013b) Revised for Version 1.7 (Release 2014a) Revised for Version 1.8 (Release 2014b) Revised for Version 1.9 (Release 2015a) Revised for Version 1.10 (Release 2015b) Revised for Version 1.11 (Release 2016a) Revised for Version 1.12 (Release 2017a) Revised for Version 1.13 (Release 2017a) Revised for Version 1.14 (Release 2017b)

## Contents

#### Introduction

Motivation	1-2
Guideline Template	1-3

1

2

3

#### **Block Considerations**

cgsl_0101: Zero-based indexing	2-2
cgsl_0102: Evenly spaced breakpoints in lookup tables	2-4
cgsl_0103: Precalculated signals and parameters	2-5
cgsl_0104: Modeling global shared memory using data stores	2-8
cgsl_0105: Modeling local shared memory using data stores	2-12

#### **Modeling Pattern Considerations**

cgsl\_0201: Redundant Unit Delay and Memory blocks ..... 3-2

cgsl_0202: Usage of For, While, and For Each subsystems with vector signals	3-7
cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks	3-9
cgsl_0205: Signal handling for multirate models	3-16
cgsl_0206: Data integrity and determinism in multitasking models	3-18

#### **Configuration Parameter Considerations**

cgsl_0301: Prioritization of code generation objectives for code efficiency	4-2
cgsl_0302: Diagnostic settings for multirate and multitasking models	4-3

4

### Introduction

- "Motivation" on page 1-2
- "Guideline Template" on page 1-3

#### **Motivation**

MathWorks intends the guidelines for engineers developing models and generating code for embedded systems using Model-Based Design with MathWorks products. The guidelines provide recommendations for model settings, block usage, and block parameters that impact simulation behavior or code generated by the Embedded Coder® product.

The guidelines do not address model style or development processes. For more information about creating models in a way that improves consistency, clarity, and readability, see the "MAAB Control Algorithm Modeling". Development process guidance and additional information for specific standards is available with the IEC Certification Kit (for ISO 26262 and IEC 61508) and DO Qualification Kit (for DO-178) products.

**Disclaimer** While adhering to the recommendations in the guidelines will reduce the risk that an error is introduced during development and not be detected, it is not a guarantee that the system being developed will be safe. Conversely, if some of the recommendations in the guidelines are not followed, it does not mean that the system being developed will be unsafe.

#### **Guideline Template**

Guideline descriptions are documented, using the following template. Companies that want to create additional guidelines are encouraged to use the same template.


ID: Title	XX_nnnn: Title of the guideline (unique, short)
Description	Description of the guideline
Prerequisites	Links to guidelines that are prerequisites to this guideline (ID: Title)
Notes	Notes for using the guideline
Rationale	Rationale for providing the guideline
Model Advisor Check	Title of and link to the corresponding Model Advisor check, if a check exists
References	References to standards that apply to guideline
See Also	Links to additional information
Last Changed	Version number of last change
Examples	Guideline examples

### **Block Considerations**

- "cgsl\_0101: Zero-based indexing" on page 2-2
- "cgsl\_0102: Evenly spaced breakpoints in lookup tables" on page 2-4
- "cgsl\_0103: Precalculated signals and parameters" on page 2-5
- "cgsl\_0104: Modeling global shared memory using data stores" on page 2-8
- "cgsl\_0105: Modeling local shared memory using data stores" on page 2-12

ID: Title	cgsl_0101: Zero-based indexing			
Description	Use zero-based indexing for blocks that require indexing. To set up zero- based indexing, do one of the following:			
	A Select block parameter <b>Use zero-based contiguous</b> for the Index Vector block.			
	B Set block parameter <b>Index mode</b> to Zero-based for the following blocks:			
	• Assignment			
	Selector			
	For Iterator			
	Find Nonzero Elements			
Notes	The C language uses zero-based indexing.			
Rationale	A, B Use zero-based indexing for compatibility with integrated C code.			
	A, B Results in more efficient C code execution. One-based indexing requires a subtraction operation in generated code.			
See Also	"hisl_0021: Consistent vector indexing method"			
Last Changed	R2011b			
Examples	1 IndexGel_Zero			
	Recommended			
	void ZeroIndex(void)			
	<pre>Y.Out5 = 3.0 * ZeroIndexArray[IndexSel_Zero]; }</pre>			

### cgsl\_0101: Zero-based indexing




#### cgsl\_0102: Evenly spaced breakpoints in lookup tables

ID: Title	cgsl_0102: Evenly spaced breakpoints in lookup tables		
Description	When you use Lookup Table and Prelookup blocks,		
	A With <i>non-fixed-point data types</i> , use evenly spaced data breakpoints for the input axis		
	B With <i>fixed-point data types</i> , use power of two spaced breakpoints for the input axis		
Notes	Evenly spaced breakpoints can prevent generated code from including division operations, resulting in faster execution.		
Rationale	A Improve ROM usage and execution speed.		
	<ul> <li>Improve execution speed.</li> <li>When compared to unevenly spaced data, power-of-two data can</li> <li>Increase data RAM usage if you require a finer step size</li> <li>Reduce accuracy if you use a coarser step size</li> <li>Compared to an evenly spaced data set, there should be minimal cost in memory or accuracy.</li> </ul>		
Model Advisor Checks	Embedded Coder > Identify questionable fixed-point operations For check details, see "Identify questionable fixed-point operations" (Embedded Coder).		
See Also	"Formulation of Evenly Spaced Breakpoints" in the Simulink documentation		
Last Changed	R2010b		

ID: Title	cgsl_01	03: Precalculated signals and parameters
Description	Precalc the foll	ulate invariant parameters and signals by doing one of owing:
	А	Manually precalculate the values
	В	Set the following model optimization parameters:
		<ul> <li>Set Optimization &gt; Signals and Parameters &gt; Default parameter behavior to Inlined</li> </ul>
		<ul> <li>Enable Optimization &gt; Signals and Parameters &gt; Code generation &gt; Signals &gt; Inline invariant signals</li> </ul>
Notes	Precalculating variables can reduce local and global memory usage and improve execution speed. If you set <b>Default</b> <b>parameter behavior</b> to Inlined and enable <b>Inline invariant</b> <b>signals</b> , the code generator minimizes the number of run-time calculations by maximizing the number calculations completed before run time. In some cases, this can lead to a reduction in the number of parameters stored. However, the algorithms the code generator uses have limitations. In some cases, the code is more compact if you calculate the values outside of the Simulink environment. This can improve model efficiency, but can reduce model readability.	
Rationale	A, B	Precalculate data, outside of the Simulink environment, to reduce memory requirements of a system and improve run-time execution.
Last Changed	R2012b	

#### cgsl\_0103: Precalculated signals and parameters




ID: Title	cgsl_0103: Precalculated signals and parameters
	<pre>/* Product: '<root>/Product6' incorporates:  * Constant: '<root>/Constant3'  * Inport: '<root>/In1'  */ Pre_Calc_1 = -9.0 * InputSignal; To maximize automatic precalculation, add signals at the end of the set of equations.</root></root></root></pre>
	Inlining data reduces the ability to tune model parameters. You should define parameters that require calibration to allow calibration. For more information, see "Block Parameter Representation in the Generated Code" (Simulink Coder) in the Simulink Coder™ documentation.

#### cgsl\_0104: Modeling global shared memory using data stores

ID: Title	cgsl_0104: Modeling global shared memory using data stores			
Description	When using data store blocks to model shared memory across multiple models:			
	A In the Configuration Parameters dialog box, on the <b>Diagnostics</b> pane, set			
	Data Validity > Data Store Memory block > Duplicate data store names to error for models in the hierarchy	1		
	B Define the data store using a Simulink Signal or MPT Signal object	1		
	C Do not use Data Store Memory blocks in the models			
Notes	If multiple Data Store blocks use the same data store name within a model, then Simulink interprets each instance of the data store as having a unique local scope.	;		
	Merge blocks, used in conjunction with subsystems operating a mutually exclusive manor, provide a second method of modeling global data across multiple models.	in		
Rationale	A, B, CPromotes a modeling pattern where a single consistent data store is used across models and a single global instance is created in the generated code.	ıt		
See Also	"hisl_0013: Usage of data store blocks"			
	"hisl_0015: Usage of Merge blocks"			
	<ul> <li>"cgsl_0302: Diagnostic settings for multirate and multitasking models" on page 4-3</li> </ul>			
	<ul> <li>"cgsl_0105: Modeling local shared memory using data store on page 2-12</li> </ul>	es"		
Last Changed	R2011b			


ID: Title	cgsl_0104: Modeling global shared memory using data stores
Examples	The following examples illustrate the use of data stores as global shared memory. The data store is used to model a global fault flag. A data store is required because the flag can be set in multiple functions and used in the same execution step. The top model contains three subsystems, each utilizing a data store memory. The data store is defined using a signal data object.
	Simulink.Signal: errorFlag
	Data type: uint16   Dimensions: 1   Dimensions mode: Fixed   Initial value: 0   Complexity: real   Minimum: []   Maximum: []   Units: Error Flag   Sample time: -1   Code generation options   Storage class: ExportToFile (Custom)   Custom attributes   HeaderFile:   importData.h   Owner: cgsl_0104_top   DefinitionFile:   importData.c
	Alias:
	OK Cancel Help Apply



ID: Title	cgsl_0104: Modeling global shared memory using data stores		
	Not Recommended		
	In this example, a Data Store Memory block is added into the Model block subsystem. The model subsystem uses a local version of the data store. The Atomic Subsystem use a different version.		
	fD		
	ErrorFunc_N Atomic subsystem		
	errorFlag		
	<pre>rtMalrefDWork mr_cgsl_0104_error mr_cgsl_0104_errorF_MdlrefDWork; vold mr_cgsl_0104_errorFunc_N_UseDSM(const boolean_T *rtu_Error_Class_N) {     rtDW mr_cgsl_0104_errorF MdlrefDWork.rtdw);     if (*rtu_Error_Class_N) {         localDW-&gt;errorFlag = (uint16_T) (~((uint16_T) (-localDW-&gt;errorFlag))</pre>		

#### cgsl\_0105: Modeling local shared memory using data stores

ID: Title	cgsl_0105: Modeling local shared memory using data stores			
Description	When using data store blocks as local shared memory:			
	A Explicitly create the data store using a Data Store Memory block.			
	B Clear the block parameter option <b>Data store name</b> <b>must resolve to Simulink signal object</b> .			
	C Consider following a naming convention for local Data Store Memory blocks.			
Notes	<ul> <li>Use the diagnostic <b>Duplicate data store names</b> to help detect unintended identifier reuse. For models intentionally using local data stores, set the diagnostic to warning. Verify that only intentional data stores are included.</li> <li>Data store blocks are realized as global memory in the generated code. If they are not assigned a specific storage class, they are included in the DWork structure. In the model, the data store is scoped to the defining subsystem and below. In the generated code, the data store has file scope.</li> </ul>			
Rationale	A, B     Data store block is treated as a local instance of the data store			
	C Provides graphical feedback that the data store is local			
See Also	• "cgsl_0104: Modeling global shared memory using data stores" on page 2-8			
	<ul> <li>"cgsl_0302: Diagnostic settings for multirate and multitasking models" on page 4-3</li> </ul>			
	"hisl_0013: Usage of data store blocks"			
Last Changed	R2011b			





### **Modeling Pattern Considerations**


- "cgsl\_0201: Redundant Unit Delay and Memory blocks" on page 3-2
- "cgsl\_0202: Usage of For, While, and For Each subsystems with vector signals" on page 3-7
- "cgsl\_0204: Vector and bus signals crossing into atomic subsystems or Model blocks" on page 3-9
- "cgsl\_0205: Signal handling for multirate models" on page 3-16
- "cgsl\_0206: Data integrity and determinism in multitasking models" on page 3-18

#### cgsl\_0201: Redundant Unit Delay and Memory blocks

ID: Title	cgsl_0	cgsl_0201: Redundant Unit Delay and Memory blocks		
Description	When preparing a model for code generation,			
	А	Remove redundant Unit Delay and Memory blocks.		
Rationale	A	A Redundant Unit Delay and Memory blocks use additional global memory. Removing the redundancies from a model reduces memory usage without impacting model behavior.		
Last Changed	R2013	la		
Example	1	ConsolidatedState_2		
		nmended: Consolidated Unit Delays		
	{ Consol DWor	duced(void) lidatedState_2 = Matrix_UD_Test - (Cal_1 * DWork.UD_3_DSTATE + Cal_2 * ck.UD_3_DSTATE); .UD_3_DSTATE = ConsolidatedState_2;		
	1	$\begin{array}{c} Cal_1 & \hline \\ z \\ \hline \\ UD_1A \\ \hline \\ RedundantState \\ \hline \\ Cal_2 \\ \hline \\ UD_1B \end{array}$		
		ecommended: Redundant Unit Delays		
	{ Redund DWork	dundent(void) dantState = (Matrix_UD_Test - Cal_2 * DWork.UD_1B_DSTATE) - Cal_1 * rk.UD_1A_DSTATE; .UD_1B_DSTATE = RedundantState; .UD_1A_DSTATE = RedundantState;		








ID: Title	cgsl_0201: Redundant Unit Delay and Memory blocks
	<pre>rtb_UD_F = DWork.UD_F; Y.Gain_Out = Cal_2 * DWork.UD_F; Y.Int_Out = DWork.Int_E; DWork.UD_F = Cal_1 * U.Input; DWork.Int_E = 0.01 * rtb_UD_F + DWork.Int_E; }</pre>
	The code for the refactored model is more efficient because the branches from the root signal do not have a redundant unit delay.

# cgsl\_0202: Usage of For, While, and For Each subsystems with vector signals

ID: Title	cgsl_0202: Usage of For, While, and For Each subsystems with vector signals			
Description	When developing a model for code generation,			
	A Use For, While, and For Each subsystems for calculations that require iterative behavior or operate on a subset (frame) of data.			
	B Avoid using For, While, or For Each subsystems for basic vector operations.			
Rationale	A, B Avoid redundant loops.			
See Also	"Loop unrolling threshold" in the Simulink documentation			
	MathWorks Automotive Advisor Board guideline db_0117: Simulink     patterns for vector signals			
Last Changed	R2010b			
Examples	The recommended method for preceding calculation is to place the Gain block outside the For Subsystem. If the calculations are required as part of a larger algorithm, you can avoid the nesting of for loops by using Index Vector and Assignment blocks. $ \underbrace{For}_{tereBir} \xrightarrow{For}_{tereBir} \xrightarrow{H-1} \underbrace{for}_{tereBir} \underbrace{for}_{tereBir}$			
	Recommended			
	<pre>for (s1_iter = 0; s1_iter &lt; 10; s1_iter++) {    RecommendedOut[s1_iter] = 2.3 * vectorInput[s1_iter]; }</pre>			
	A common mistake is to embed basic vector operations in a For, While, or For Each subsystem. The following example includes a simple vector gain inside a For subsystem, which results in unnecessary nested for loops.			



# cgsl\_0204: Vector and bus signals crossing into atomic subsystems or Model blocks


ID: Title		cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks			
Description	when working with vector or bus signals and some of t are in an atomic subsystem or a referenced model, use information to determine how to select signal elements memory usage.			se the following	
	А	Bus or vector ente	ering an atomic subsys	stem:	
		Function packagi	<b>ng:</b> Non-reusable fur	nction	
		Function interfac	Function interface: void_void		
			Signals selected outside subsystem results in	Signal selected inside subsystem results in	
		Virtual Bus	No data copies.	No data copies.	
		Nonvirtual Bus	No data copies.	No data copies.	
		Vector	A copy of the selected signals in global block I/O structure that is used in the function.	No data copies.	

ID: Title	cgsl_020 blocks	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks		
		Function packaging: Non-reusable function         Function interface: Allow arguments		
			Signals selected outside subsystem results in	Signal selected inside subsystem results in
		Virtual Bus	No data copies. Only the selected signals are passed to the function.	No data copies. Only the selected signals are passed to the function.
		Nonvirtual Bus	No data copies. Only the selected signals are passed to the function.	No data copies. The whole bus is passed to the function.
		Vector	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole vector is passed to the function.

ID: Title	cgsl_02 blocks	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks		
		Function packagin	ng:Reusable functio	n
			Signals selected outside subsystem results in	Signal selected inside the subsystem results in
		Virtual Bus	No data copies. Only the selected signals are passed to the function.	No data copies. Only the selected signals are passed to the function.
		Nonvirtual Bus	No data copies. Only the selected signals are passed to the function. See example 1.	No data copies. The whole bus is passed to the function.
		Vector	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole vector is passed to the function.
		<u> </u>		<u> </u>

ID: Title		cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks		
	В	Bus or vector ente	ering a Model block:	
			Signals selected outside Model block results in	Signal selected inside Model block results in
		Virtual Bus	No data copies. Only selected signals are passed to the function.	If Inport block parameter <b>Output</b> <b>as nonvirtual bus</b> is selected, then there are no data copies. Only the selected signals are passed to the function. If Inport block parameter <b>Output</b> <b>as nonvirtual bus</b> is cleared, then a copy of the whole bus is passed to the function.
		Nonvirtual Bus	No data copies. Only the selected signals are passed to the function.	If Inport block parameter <b>Output</b> <b>as nonvirtual bus</b> is selected, then there are no data copies. Only the selected signals are passed to the function. If Inport block parameter <b>Output</b> <b>as nonvirtual bus</b> is cleared, then a copy of the whole bus is passed to the

ID: Title	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Mo blocks			subsystems or Model
				function. See example 2.
		Vector	A copy of the selected signals in a local variable that is passed to the function.	No data copies. The whole vector is passed to the function.
Notes	<ul> <li>Depending on Embedded Coder settings (e.g. optimizations), predecessor blocks and signal storage classes, actual results might differ from the tables.</li> <li>Virtual busses do not support global data.</li> </ul>			
			to Inline, data copies do	not occur.
Rationale	A, B Minimize RAM, ROM, and stack usage			
Last Changed	R2016a			
Examples	<ul> <li>Example 1: Nonvirtual bus entering an atomic subsystem</li> <li>Function packaging: Reusable function</li> <li>Selection: Subsignal selected outside the subsystem</li> <li> <u>busObj</u> <u>double [4x1]</u> <u>in out</u> <u>double [4x1]</u> <u>ex_mg_cgs_0204_example1</u> <u>Function packaging: Reusable function</u> </li> </ul>		em double [4x1] <result> 1 out</result>	
			uble [4x1] <vector> Gain</vector>	1 out



ID: Title	cgsl_0204: Vector and bus signals crossing into atomic subsystems or Model blocks
	There are no data copies in the code for the main model. The whole bus is passed to the model reference function.
	<pre>6 void ex_mg_cgs1_0204_example2_step(void) 7 { 8     ex_mg_cgs1_0204_example2ref(sex_mg_cgs1_0204_example2_U.nonvirtualBus, 9     sex_mg_cgs1_0204_example2_Y.out1[0]); Code for the model reference function:</pre>
	<pre>4 void ex_mg_cgs1_0204_example2ref(const <u>busObj</u> *rtu_in, <u>real_T</u> rty_out[4]) 5 { 6 rty_out[0] = 3.0 * rtu_in-&gt;vector[0]; 7 rty_out[1] = 3.0 * rtu_in-&gt;vector[1]; 8 rty_out[2] = 3.0 * rtu_in-&gt;vector[2]; 9 rty_out[3] = 3.0 * rtu_in-&gt;vector[3]; 10 }</pre>

### cgsl\_0205: Signal handling for multirate models

-				
ID: Title	gsl_0205: Signal handling for multirate models			
Description	For multirate models, handle the change in operation rate in one of two ways:			
	At the destination block, Insert a Rate Transition.			
	B Set the parameter Solver > Automatically handle rate transition for data transfer to either Always or Whenever possible.			
Rationale	A,B Following this guideline supports the handling of data operating at different rates.			
Note	etting the parameter Solver > Automatically handle rate transition fo ata transfer with the setting to Whenever possible requires inserting Rate Transition block in locations indicated by Simulink.			
	Setting the parameter <b>Solver &gt; Automatically handle rate transition for</b> <b>data transfer</b> to Always allows Simulink to automatically handle rate transitions by inserting a Rate Transition block. The following exceptions apply:			
	The insertion of a Rate Transition block requires rewiring the block diagram.			
	Multiple Rate Transition blocks are required:			
	• The blocks' sample times are not integer multiples of each other			
	• The blocks use different sample time offsets			
	• One of the rates is asynchronous			
	An inserted Rate Transition block can have multiple valid configurations.			
	or these cases, manually insert a Rate Transition block or blocks.			
	AathWorks does not recommend using Unit Delay and Zero Order Hold locks for handling rate transitions.			
Last Changed	22011a			

ID: Title	cgsl_0205: Signal handling for multirate models
Examples	Not Recommended:
	In this example, the Rate Transition block is inserted at the source, not at the destination of the signal. The model fails to update because the two destination blocks (Gain and Sum) run at different rates. To fix this error, insert Rate Transition blocks at the signal destinations and remove Rate Transition blocks from the signal sources. Failure to remove the Rate Transition blocks is a common modeling pattern that might result in errors and inefficient code.
	Sample Time = 1/100 Sample Time = 1/200 Sample Time = 1/200
	Recommended:
	In this example, the rate transition is inserted at the destination of the signal.
	1     32.1       Sample Time = 1/100     Sample Time = 1/100       1     Sample Time = 1/200       Sample Time = 1/200     Sample Time = 1/100
	9.8 2 Sample Time = 1/200

#### cgsl\_0206: Data integrity and determinism in multitasking models

ID: Title	cgsl_0	206: Data integrity and determinism in multitasking models	
Description	For multitasking models that are deployed with a preemptive (interruptible) operating system, protect the integrity of selected signals by doing one of the following:		
	А	Select the Rate Transition block parameter <b>Ensure data integrity during data transfer</b> .	
	В	For Inport blocks in Function Called subsystems, select the block parameter Latch input for feedback signals of function-call subsystem outputs.	
	To pro	otect selected signal determinism, do one of the following:	
	С	Select the Rate Transition block parameter <b>Ensure deterministic</b> data transfer (maximum delay).	
	D	• Select the model configuration parameter Solver > Automatically handle rate transition for data transfer.	
		• Set the model configuration parameter Solver > Deterministic data transfer to either Whenever possible or Always.	
Prerequisites	cgsl_0	cgsl_0205:Signal handling for multirate models on page 3-16	
Rationale	A,B, C,D	Following this guideline protects data against possible corruption of preemptive (interruptible) operating systems.	
Note	Multitasking systems with a non-preemptive operating system do not require data integrity or determinism protection. In this case, clear the parameters <b>Ensure data integrity during data transfer</b> and <b>Ensure deterministic data transfer (maximum delay)</b> .		
	Ensuring data integrity and determinism requires additional memory and execution time. To reduce this additional expense, evaluate signals to determine the level of protection that they require.		
See Also	Rate Transition		
	• "D	ata Transfer Problems" (Simulink Coder)	
Last Changed	R2011	a	

### **Configuration Parameter Considerations**

- "cgsl\_0301: Prioritization of code generation objectives for code efficiency" on page 4-2
- "cgsl\_0302: Diagnostic settings for multirate and multitasking models" on page 4-3

# cgsl\_0301: Prioritization of code generation objectives for code efficiency

ID: Title	cgsl_0301: Prioritization of code generation objectives for code efficiency		
Description	Prioritize code generation objectives for code efficiency by using the Code Generation Advisor.		
	A Assign priorities to code (ROM, RAM, and Execution efficiency) efficiency objectives.		
	B Select the relative order of ROM, RAM, and Execution efficiency based on application requirements.		
	C Configure the Code Generation Advisor to run before generating code by setting Check model before generating code on the Code Generation pane in the Configuration Parameters dialog box to On (proceed with warnings) or On (stop for warnings).		
Notes	A model's configuration parameters provide control over many aspects of generated code. The prioritization of objectives specifies how configuration parameters are set when conflicts between objectives occur. Prioritizing code efficiency objectives above safety objectives may remove initialization or run-time protection code (for example, saturation range checking for signals out of representable range). Review the resulting parameter configurations to verify that safety requirements are met.		
Rationale	A, B, When you use the Code Generation Advisor, configuration parameters conform to the objectives that you want and they are consistently enforced.		
See also	<ul> <li>"Application Objectives Using Code Generation Advisor" (Simulink Coder) in the Simulink Coder documentation</li> <li>"Manage a Configuration Set" in the Simulink documentation</li> <li>"hisl_0055: Prioritization of code generation objectives for high-integrity systems"</li> </ul>		
Last Changed	R2015b		

# cgsl\_0302: Diagnostic settings for multirate and multitasking models

ID: Title	cgsl_0302: Diagnostic settings for multirate and multitasking models
Description	For multirate models using either <b>single tasking</b> or <b>multitasking</b> , set to either warning or error the following diagnostics:
	Diagnostics > Sample Time > Single task rate transition
	<ul> <li>Diagnostics &gt; Sample Time &gt; Enforce sample time specified by Signal Specification blocks</li> </ul>
	<ul> <li>Diagnostics &gt; Detect multiple driving blocks executing at the same time step</li> </ul>
	For <b>multitasking</b> models, set to either warning or error the following diagnostics:
	Diagnostics > Sample Time > Multitask task rate transition
	<ul> <li>Diagnostics &gt; Sample Time &gt; Multitask conditionally executed subsystem</li> </ul>
	<ul> <li>Diagnostics &gt; Sample Time &gt;Tasks with equal priority</li> </ul>
	If the model contains Data Store Memory blocks, set to either Enable all as warnings or Enable all as errors the following diagnostics:
	<ul> <li>Diagnostics &gt; Data Validity &gt; Data Store Memory block &gt; Detect read before write</li> </ul>
	<ul> <li>Diagnostics &gt; Data Validity &gt; Data Store Memory block &gt; Detect write after read</li> </ul>
	<ul> <li>Diagnostics &gt; Data Validity &gt; Data Store Memory block &gt; Detect write after write</li> </ul>
	<ul> <li>Diagnostics &gt; Data Validity &gt; Data Store Memory block &gt; Multitask data store</li> </ul>
Rationale	Setting the diagnostics improves run-time detection of rate and tasking errors.

ID: Title	cgsl_0302: Diagnostic settings for multirate and multitasking models
See Also	"Model Configuration Parameters: Diagnostics"
	"hisl_0013: Usage of data store blocks"
	• "hisl_0044: Configuration Parameters > Diagnostics > Sample Time"
	• "hisl_0303: Configuration Parameters > Diagnostics > Merge block"
Last Changed	2016a